多層構成の薄膜トランジスタの製造方法 | SAMURAI, NIMS Researchers Directory Service

Scheduled downtime (October 31st and November 1st, 2026) (2026-10-29)

HOME > Published patent applications > Detail

[Published patent application] 多層構成の薄膜トランジスタの製造方法

2017-01-12. 2017011173 (Google Patents) , 6583812

NIMS author(s)

Created at :2023-07-22 21:45:50 +0900 Updated at :2023-07-22 21:45:50 +0900

▲ Go to the top of this page