Moiré-Engineered Ferroelectric Transistors for Nearly Trap-Free, Low-Power, and Nonvolatile 2D Electronics | SAMURAI, NIMS Researchers Directory Service

HOME > Article > Detail

Moiré-Engineered Ferroelectric Transistors for Nearly Trap-Free, Low-Power, and Nonvolatile 2D Electronics

Arup Singha, Shaili Sett, Kenji Watanabe, Takashi Taniguchi, Arindam Ghosh, Rahul Debnath.

ACS Nano 20 [13] 10544-10555. 2026.

https://doi.org/10.1021/acsnano.5c22109

NIMS author(s)

Fulltext and dataset(s) on Materials Data Repository (MDR)

Created at: 2026-04-14 03:05:01 +0900 Updated at: 2026-09-19 04:39:30 +0900

▲ Go to the top of this page